WHAT IS CLAIMED IS:

1

1. A method for stack memory protection comprising the steps of:

2 generating new memory page attributes for a page table used to 3 manage memory, each of said new memory page attributes identifying 4 a block of memory as a new class of memory, each of said new 5 memory page attributes generated by a corresponding new load/store 6 instruction; 7 assigning, by an operating system or a processor, a selected one of said 8 new memory page attributes to a selected block of memory, said selected block of memory used as a new class of memory corresponding to said selected new memory page attribute; blocking normal load /stores to a memory block having one of said 12 new memory page attributes; and 13 blocking a first new load/store to a memory block with one of said new 14 memory page attributes not corresponding to said first new load/store

2

3

1

2

3

4

1

2

1

- 1 2. The method of claim 1, wherein said new classes of memory comprise stack 2 memory.
- The method in claim 2, wherein a first error condition is generated whenever normal load/stores are attempted to stack memory having a first or a second stack memory attribute.
 - 4. The method in claim 2, wherein a second error condition is generated whenever said stack memory load/stores are attempted to memory not having said stack memory attribute.
 - 5. The method in claim 2, wherein a third error condition is generated whenever a stack memory load/store for a first memory stack is attempted to a second memory stack, said third error condition also generated if a stack memory load/store for said second memory stack is attempted to said first memory stack.
 - 6. The method of claim 2, wherein said stack memory load/store instructions are executed on a CPU comprising an IA64 architecture.
 - 7. The method of claim 5, wherein said first memory stack is a processor stack, said processor stack used by a processor to load and store hardware register contents

1

- during program execution, said processor stacks transparent to a programmer or a compiler.
 - 8. The method of claim 7, wherein said processor stack is an IA64 register stack.
 - 9. The method of claim 5, wherein said second memory stack is a program stack, said program stack used by a programmer or a compiler in managing program flow.

PATENT

	1	10. A processor comprising stack memory protection circuitry, said processor
	2	using blocks of memory as stack memory, said stack memory protection circuitry
	3	comprising:
	4	a stack memory attribute circuit, said stack memory attribute circuit
	5	operable to generate memory attributes, said memory attributes
	6	associated with each memory block designated as a memory stack;
	7	a page table attribute storage circuit, said page table attribute circuit
	8	operable to store and associate one of said stack memory attributes
	9	with a block of memory designated as stack memory;
	10	a stack memory allocation circuit, said stack memory allocation circuit
	11	operable to identify a block of memory as a stack memory and
	12	associate said memory block with one of said stack memory attributes,
	13	said stack memory attributes stored in a memory page table; and
	14	a stack memory instruction execution circuit, said stack memory
	15	instruction execution circuit operable to decode load/store instructions
	16	to memory blocks, said stack memory instruction execution circuit
1	17	granting stack memory load and stores to memory blocks having a

required stack memory attribute and not granting stack memory load
and stores to memory blocks not having said required stack memory
attribute.

- 11. The processor in claim 10, wherein a first error condition is generated whenever normal load/stores are attempted to stack memory having a first or a second stack memory attribute.
- 12. The processor in claim 10, wherein a second error condition is generated whenever said stack memory load/stores are attempted to memory not having a stack memory attribute.
- 13. The processor in claim 10, wherein a third error condition is generated whenever a stack memory load/store for a first memory stack is attempted to a second memory stack, said third error condition also generated if a stack memory load/store for said second memory stack is attempted to said first memory stack.
- 14. The processor of claim 10, wherein said stack memory load and store instructions are executed on a CPU comprises an IA64 architecture.
- 1 15. The processor of claim 13, wherein said first memory stack is a processor stack, said processor stack used by a processor to load and store hardware register

- contents during program execution, said processor stacks transparent to a programmer
 or a compiler.
- 1 16. The processor of claim 13, wherein said second memory stack is a program
 2 stack, said program stack used by a programmer or a compiler in managing program
 3 flow.

PATENT

1	17. A	data processing system, comprising:
2		a central processing unit (CPU);
3		shared random access memory (RAM);
4		read only memory (ROM);
5		an I/O adapter; and
6		a bus system coupling said CPU to said ROM, said RAM said display
<u> </u>		adapter, wherein said CPU, said CPU comprising stack memory
7		protection circuitry, said stack memory protection circuitry
U 9		comprising:
- <u> </u> -		
		a stack memory attribute circuit, said stack memory attribute circuit
– 11		operable to generate memory attribute, said memory attribute
<u>=</u> 12		associated with each memory block designated as a memory stack;
<u>.</u>		
11 12 12 13 13		a page table attribute storage circuit, said page table attribute circuit
14		operable to store and associate said stack memory attribute with a
15		block of memory designated as stack memory;
16		a stack memory allocation circuit, said stack memory allocation circuit

PATENT

	17
	18
	19
	20
	21
	22
	23
w T	24
	25
j.	
TU H	1
iz iz	2
S	2
Ē	3
= -1	
	1
	2

3

1

2

operable to identify a block of memory as a stack memory and
associate said memory block with a stack memory attribute, said stack
memory attribute stored in a memory page table; and

a stack memory instruction execution circuit, said stack memory instruction execution circuit operable to decode load/store instructions to memory blocks, said stack memory instruction execution circuit granting stack memory load and stores to memory blocks having a stack memory attribute and not granting stack memory load and stores to memory blocks not having said stack memory attribute.

- 18. The data processing system in claim 17, wherein a first error condition is generated whenever normal load/stores are attempted to stack memory having a first or a second stack memory attribute.
- 19. The data processing system in claim 17, wherein a second error condition is generated whenever said stack memory load/stores are attempted to memory not having a stack memory attribute.
- 20. The data processing system in claim 17, wherein a third error condition is generated whenever a stack memory load/store for a first memory stack is attempted

2

3

4

1

2

- to a second memory stack, said third error condition also generated if a stack memory load/store for said second memory stack is attempted to said first memory stack.
- 1 21. The data processing system of claim 17, wherein said stack memory load and store instructions are executed on a CPU comprising an IA64 architecture.
 - 22. The data processing system of claim 20, wherein said first memory stack is a processor stack, said processor stack used by a processor to load and store hardware register contents during program execution, said processor stacks transparent to a programmer or a compiler.
 - 23. The data processing system of claim 20, wherein said second memory stack is a program stack, said program stack used by a programmer or a compiler in managing program flow.

PATENT

1	24. A computer program product embodied in a machine readable medium,
2	including an operating system and a compiler for a processor system, comprising; a
3	program of instructions for performing the program steps of:
4	
4	generating new memory page attributes for a page table used to
5	manage memory, each of said new memory page attributes identifying
6	a block of memory as a new class of memory, each of said new
7	memory page attributes generated by a corresponding new load/store
1 8	instruction;
7 8 1 1 1 10	assigning, by an operating system or a processor, a selected one of said
<u>⊎</u> ≟ 10	new memory page attributes to a selected block of memory, said
<u>.</u> 11	selected block of memory used as a new class of memory
11 12 13 13	corresponding to said selected new memory page attribute;
i i	
]] 13	blocking normal load /stores to a memory block having one of said
14	new memory page attributes; and
15	blocking a first new load/store to a memory block with one of said new
16	memory page attributes not corresponding to said first new load/store

2

3

1

2

3

4

1

2

1

- 1 25. The computer program product of claim 24, wherein said new classes of memory comprise stack memory.
- The computer program product in claim 25, wherein a first error condition is generated whenever normal load/stores are attempted to stack memory having a first or a second stack memory attribute.
 - 27. The computer program product in claim 25, wherein a second error condition is generated whenever said stack memory load/stores are attempted to memory not having said stack memory attribute.
 - 28. The computer program product in claim 25, wherein a third error condition is generated whenever a stack memory load/store for a first memory stack is attempted to a second memory stack, said third error condition also generated if a stack memory load/store for said second memory stack is attempted to said first memory stack.
 - 29. The computer program product of claim 25, wherein said stack memory load/store instructions are executed on a CPU comprising an IA64 architecture.
 - 30. The computer program product of claim 29, wherein said first memory stack is a processor stack, said processor stack used by a processor to load and store hardware

2

- register contents during program execution, said processor stacks transparent to a programmer or a compiler.
- 1 31. The computer program product of claim 30, wherein said processor stack is an IA64 register stack.
 - 32. The computer program product of claim 28, wherein said second memory stack is a program stack, said program stack used by a programmer or a compiler in managing program flow.

5

1

2

3

1

2

1	33.	A method of managing	a memory device	comprising	the step	s of
-			w		tile stop	, U U I

2	partitioning said memory device into a plurality of memory spaces on
3	an as-needed basis; and

associating a memory attribute with each memory space; said memory attribute determining a use of each of said memory spaces.

- 34. The method of claim 33, wherein a particular memory attribute has corresponding load/store instruction.
- 35. The method of claim 34, wherein a load/store instruction associated with a first memory attribute causes an error condition if attempted on a memory space with a second memory attribute.
- 36. The method of claim 33, wherein each of said memory attributes are stored in a memory page table, said memory page table used to manage said memory device.